Low power methodology manual for system on chip design (Record no. 11395)

000 -LEADER
fixed length control field 00392nam a22001457a 4500
020 ## - INTERNATIONAL STANDARD BOOK NUMBER
International Standard Book Number 9781441944184
082 ## - DEWEY DECIMAL CLASSIFICATION NUMBER
Classification number 621.395
100 ## - MAIN ENTRY--PERSONAL NAME
Personal name Keating, Michael
245 ## - TITLE STATEMENT
Title Low power methodology manual for system on chip design
260 ## - PUBLICATION, DISTRIBUTION, ETC.
Place of publication, distribution, etc. New York
Name of publisher, distributor, etc. Springer
Date of publication, distribution, etc. 2007
300 ## - PHYSICAL DESCRIPTION
Extent 300 p
650 ## - SUBJECT ADDED ENTRY--TOPICAL TERM
Topical term or geographic name entry element Systems on a chip--Low voltage integrated circuits
700 ## - ADDED ENTRY--PERSONAL NAME
Personal name Michael Keating
942 ## - ADDED ENTRY ELEMENTS (KOHA)
Koha item type Book
Holdings
Withdrawn status Lost status Damaged status Not for loan Collection code Permanent Location Current Location Shelving location Date acquired Source of acquisition Cost, normal purchase price Total Checkouts Total Renewals Full call number Barcode Date last seen Date last checked out Price effective from Koha item type
          Central Library (CL) Central Library (CL) General Stacks 10/31/2012 Progressive International Agencies 12646.13 1 3 621.395 KEA SEECS011610 01/27/2026 09/09/2025 01/05/2017 Book
© 2023 Central Library, National University of Sciences and Technology. All Rights Reserved.