FPGA based hardware design for solving positive definite system of linear equations using matrix exponential (Record no. 13362)

000 -LEADER
fixed length control field 00494nam a22001337a 4500
082 ## - DEWEY DECIMAL CLASSIFICATION NUMBER
Classification number MSEE-3 HAS
100 ## - MAIN ENTRY--PERSONAL NAME
Personal name Hassaan Saadat
9 (RLIN) 98879
245 ## - TITLE STATEMENT
Title FPGA based hardware design for solving positive definite system of linear equations using matrix exponential
260 ## - PUBLICATION, DISTRIBUTION, ETC.
Place of publication, distribution, etc. Islamabad
Name of publisher, distributor, etc. NUST-SEECS
Date of publication, distribution, etc. 2015
300 ## - PHYSICAL DESCRIPTION
Extent 69p.
Accompanying material CD Include
500 ## - GENERAL NOTE
General note Supervisors: Dr. Osman Hasan, Dr. Ammar Hassan, Dr. Aamir Shafi
856 ## - ELECTRONIC LOCATION AND ACCESS
Uniform Resource Identifier <a href="http://10.250.8.41:8080/xmlui/handle/123456789/8812">http://10.250.8.41:8080/xmlui/handle/123456789/8812</a>
942 ## - ADDED ENTRY ELEMENTS (KOHA)
Koha item type Project Report
Source of classification or shelving scheme
Holdings
Withdrawn status Lost status Damaged status Not for loan Collection code Permanent Location Current Location Shelving location Date acquired Total Checkouts Full call number Barcode Date last seen Price effective from Koha item type Source of classification or shelving scheme
          Central Library (CL) Central Library (CL) General Stacks 08/25/2015   MSEE-3 HAS SEECSP01753 08/23/2015 08/23/2015 Project Report  
          Central Library (CL) Central Library (CL) Thesis 09/03/2019   621.3 CL-T-3313 09/03/2019 09/03/2019 Thesis  
          Central Library (CL) Central Library (CL) Thesis 12/09/2019   621.3 MSEE-3 HAS CL-T-4120 12/09/2019 12/09/2019 Thesis  
© 2023 Central Library, National University of Sciences and Technology. All Rights Reserved.