Normal view MARC view
  • Supervised by Maj (R) Fazal Ahmed

Supervised by Maj (R) Fazal Ahmed (Personal Name)

Preferred form: Supervised by Maj (R) Fazal Ahmed

Machine generated authority record.

Work cat.: (NUST)182681: Touheed , Hassaan NC (TCC-9) 131805, Development of verification and debugging tool for RTL codes in Verilog HDL using co-simulation with C language model /, 2001

© 2023 Central Library, National University of Sciences and Technology. All Rights Reserved.