Normal view
MARC view
- Prentice Hall Xilinx design series
Prentice Hall Xilinx design series (Uniform Title)
Machine generated authority record.
Work cat.: (NUST)24704: Michael D. Ciletti 3067, Advanced digital design with the Verilog HDL /, 2003.