NUST Institutions Library Catalogue catalog › Details for: Design and FPGA based implementation of barker demodulation block and CCK correlator block for DSSS technique in IEEE 802.11g

Normal view MARC view ISBD view

Design and FPGA based implementation of barker demodulation block and CCK correlator block for DSSS technique in IEEE 802.11g Shahnawaz Janjua

By: Shahnawaz Janjua Publisher: Islamabad : NUST School of Electrical Engineering & Computer Science, 2009Description: 106 p. : ill. ; 27 cm + CD-ROMDDC classification: - Online resources: Click here to access online

Tags from this library: No tags from this library for this title. Log in to add tags.

Item type	Current location	Home library	Call number	Status	Date due	Barcode	Item holds
Project Report	Central Library (CL)	Central Library (CL)	BICSE-3 SHA (Browse shelf)	WITHDRAWN		SEECSP00796

Total holds: 0

Previous	No cover image available	No cover image available	No cover image available	No cover image available	No cover image available	No cover image available	No cover image available	Next
Previous	BICSE-3 NOW Planning Fiber Optics Network Using GIS	BICSE-3 SAA Digital image watermarking	BICSE-3 SAA GSM based home security system	BICSE-3 SHA Design and FPGA based implementation of barker demodulation block and CCK correlator block for DSSS technique in IEEE 802.11g	BICSE-3 SHU Signaling system 7 (SS7) test bed	BICSE-3 SUM Design and evaluation of a complexity aware intrusion detection system on multicore platforms	BICSE-3 SUM Design and evaluation of a complexity aware intrusion detection system on multicore platforms	Next

Supervisors : Dr. N D Gohar, Mr. Bilal Saqib.

There are no comments on this title.

to post a comment.