NUST Institutions Library Catalogue catalog › Details for: MIPS 32 bit implementation on FPGA

Normal view MARC view ISBD view

MIPS 32 bit implementation on FPGA Haroon Ahmed Saeed

By: Haroon Ahmed Saeed Contributor(s): Hafiz Muhammad Umar Shehzad Publisher: Islamabad NUST-SEECS 2012Description: 70p. ;ill. ;27cm.+ CD ROMDDC classification: BEE-5 Online resources: Click here to access online

Tags from this library: No tags from this library for this title. Log in to add tags.

Item type	Current location	Home library	Call number	Status	Date due	Barcode	Item holds
Project Report	Central Library (CL)	Central Library (CL)	BEE-5 HAR (Browse shelf)	WITHDRAWN		SEECSP01097

Total holds: 0

Previous	No cover image available	No cover image available	No cover image available	No cover image available	No cover image available	No cover image available	No cover image available	Next
Previous	BEE-5 FAR Smart monitoring and alarming system	BEE-5 HAB Steering of a Mobile Robot using Human EEG	BEE-5 HAM Power monitor budget optimizer	BEE-5 HAR MIPS 32 bit implementation on FPGA	BEE-5 HAR Performance analysis of multi-tier hybrid networks	BEE-5 HAS Efficient UPS	BEE-5 HAS Design of a 3 phase inverter for speed and torque control of induction motors	Next

Supervisors: Mr. Nasir Mahmood, Dr. Zahid Anwar

There are no comments on this title.

to post a comment.