NUST Institutions Library Catalogue catalog › Details for: Low power methodology manual for system on chip design

Normal view MARC view ISBD view

Low power methodology manual for system on chip design

By: Keating, MichaelContributor(s): Michael KeatingMaterial type: Text

TextPublisher: New York Springer 2007Description: 300 pISBN: 9781441944184Subject(s): Systems on a chip--Low voltage integrated circuitsDDC classification: 621.395

Tags from this library: No tags from this library for this title. Log in to add tags.

Item type	Current location	Home library	Collection	Shelving location	Call number	Status	Date due	Barcode	Item holds
Book	Central Library (CL)	Central Library (CL)	NFIC	General Stacks	621.395 KEA (Browse shelf)	Available		SEECS011610

Total holds: 0

Previous								Next
Previous	621.395 KAN CMOS digital integrated circuits, analysis and design	621.395 KAN Microprocessor-Based agri instrumentation	621.395 KAT Contemporary logic design	621.395 KEA Low power methodology manual for system on chip design	621.395 KIL Advanced FPGA design: architecture, implementation and optimization	621.395 KIL Advanced FPGA design: architecture, implementation and optimization	621.395 KIL Advanced FPGA design: architecture, implementation and optimization	Next

There are no comments on this title.

to post a comment.