Design through Verilog HDL T.R. Padmanabhan, B. Bala Tripura Sundari.
Publisher: Singapore Hoboken, NJ : IEEE Press ; Wiley-Interscience, c2004Description: xii, 455 p. : ill. ; 25 cmISBN: 9812531319Subject(s): Verilog (Computer hardware description language)DDC classification: 621.392 PAD LOC classification: 621.392 PADOnline resources: Contributor biographical information | Publisher description | Table of contents| Item type | Current location | Home library | Shelving location | Call number | Status | Date due | Barcode | Item holds |
|---|---|---|---|---|---|---|---|---|
Book
|
Central Library (CL) | Central Library (CL) | General Stacks | 621.392 (Browse shelf) | Available | RCMS000134 | ||
|
Book
|
NUST Baluchistan Campus (NBC) | NUST Baluchistan Campus (NBC) | General Stacks | 621.392 (Browse shelf) | Available | RCMS000135 | ||
|
Book
|
NUST Baluchistan Campus (NBC) | NUST Baluchistan Campus (NBC) | General Stacks | 621.392 (Browse shelf) | Available | RCMS000964 | ||
|
Book
|
NUST Baluchistan Campus (NBC) | NUST Baluchistan Campus (NBC) | General Stacks | 621.392 (Browse shelf) | Available | RCMS000965 | ||
|
Book
|
NUST Baluchistan Campus (NBC) | NUST Baluchistan Campus (NBC) | General Stacks | 621.392 (Browse shelf) | Available | RCMS000136 | ||
|
Book
|
NUST Baluchistan Campus (NBC) | NUST Baluchistan Campus (NBC) | General Stacks | 621.392 (Browse shelf) | Available | RCMS000137 |
Browsing NUST Baluchistan Campus (NBC) shelves, Shelving location: General Stacks Close shelf browser
| No cover image available | ||||||||
| 621.3916 HAL Mike Meyers' A+ Guide: Essentials Lab Manual Exam 220-601 / | 621.392 Design through Verilog HDL | 621.392 Design through Verilog HDL | 621.392 Design through Verilog HDL | 621.392 Design through Verilog HDL | 621.392 Design through Verilog HDL | 62138456KAS 3 G Networks |
1.introduction to VLSI design(page 1)2.introduction to verilog(page 11)3.language constructs and conventions in verilog (page 31)4.gate level modeling -1(page 47)5.gate level modeling -2 (page 81)6.modeling at data flow level(page 127)7.behavioral modeling -1(page 159)8.behavioral modeling 2(page 219)9.functions,tasks and user defined premitives(page 273)10.switch level modeling(page 305)11.system tasks,functions and compiler directives(page 339)12.queues,PLAS,and FSMS(page 407)
Shelf # 09, Row # 1, History & Digital Design.
There are no comments on this title.