VHDL for programmable logic / Kevin Skahill ; contributors, Jay Legenhausen ... [et al.].
Publisher: Reading, Mass. : Addison-Wesley, c1996Description: xiv, 593 p. : ill. ; 24 cm. + 1 computer laser optical disc (4 3/4 in.)ISBN: 0201895730Subject(s): Logic design -- Data processing | Programmable logic devices -- Design -- Data processing | VHDL (Computer hardware description language)DDC classification: 621.39/5 SKA LOC classification: 621.39/5 SKA
Contents:
1.introduction (page 1)2.programmable logic primer(page 25)3.entities and architectures(page 105)4.creating combinational and synchronous logic(page 159)5.state machine design(page 231)6.hierarchy in large designs(page 293)7.functions and procedures(page 379)8.synthesis and design implementation(page 415)9.optimizing data paths(page 501)10.creating test benches(page 541)
| Item type | Current location | Home library | Shelving location | Call number | Status | Date due | Barcode | Item holds |
|---|---|---|---|---|---|---|---|---|
Book
|
NUST Baluchistan Campus (NBC) | NUST Baluchistan Campus (NBC) | General Stacks | 621.39SSKA (Browse shelf) | Available | RCMS000388 | ||
|
Book
|
NUST Baluchistan Campus (NBC) | NUST Baluchistan Campus (NBC) | General Stacks | 621.39SSKA (Browse shelf) | Available | RCMS000389 |
Total holds: 0
Browsing NUST Baluchistan Campus (NBC) shelves, Shelving location: General Stacks Close shelf browser
| No cover image available | No cover image available | |||||||
| 621.39PAR VLSI Digital Signal Processing Systems | 621.39SAM Verilog HDL : a guide to digital design and synthesis | 621.39SSKA VHDL for programmable logic / | 621.39SSKA VHDL for programmable logic / | 621.39WOL Modern VLSI design: System-on-chip design | 621.3BOS Digital signal and image processing | 621.3ERI Fundamentals of Power Electrons |
1.introduction (page 1)2.programmable logic primer(page 25)3.entities and architectures(page 105)4.creating combinational and synchronous logic(page 159)5.state machine design(page 231)6.hierarchy in large designs(page 293)7.functions and procedures(page 379)8.synthesis and design implementation(page 415)9.optimizing data paths(page 501)10.creating test benches(page 541)
Shelf # 09, Row # 2, History & Digital Design.
There are no comments on this title.