NUST Institutions Library Catalogue catalog › Details for: Digital signal processing with field programmable gate arrays

Normal view MARC view ISBD view

Digital signal processing with field programmable gate arrays

By: Meyer-Baese, Uwe Material type: Text

TextPublisher: NEW DELHI SPRINGER 2004Edition: 2NDDescription: XVII,527 PISBN: 81-8128-455-0Subject(s): SIGNAL PROCESSING - DIGITALTECHNIQUES.FIELD PROGRAMMING GATE ARRAYDDC classification: 621.3822 BAE

Tags from this library: No tags from this library for this title. Log in to add tags.

Item type	Current location	Home library	Shelving location	Call number	Status	Date due	Barcode	Item holds
Book	College of Electrical & Mechanical Engineering (CEME)	College of Electrical & Mechanical Engineering (CEME)	General Stacks	621.392 PAD (Browse shelf)	Available		CEME-43023

Total holds: 0

Previous			No cover image available					Next
Previous	621.392 NAV Verilog Digital System Design: Register Transfer Level Synthesis, Testbench and Verification	621.392 NAV Verilog Digital System Design Register Transfer Level Synthesis, Testbench, and Verification	621.392 NEU'S SYSTEMS ANALYSIS FOR ENGINEERS AND MANAGERS	621.392 PAD Digital signal processing with field programmable gate arrays	621.392 PAD Design through verilog hdl	621.392 PAL Verilog hdl:a guide to digital design and synthesis,ieee 1364-2001 complaint	621.392 PAL Verilog hdl:a guide to digital design and synthesis	Next

There are no comments on this title.

to post a comment.