Digital design : with a introduction to the verilog hdl / M. Morris Mano, Michael D. Ciletti.
Material type:
TextPublisher: UK Pearson Prentice Hall, 2019Edition: 6th ed. Global EditionDescription: 710 pages ill. ; 25 cmISBN: 978-1-292-23116-7Subject(s): Electronic digital computers -- Circuits | Logic circuits | Logic design | Digital integrated circuitsDDC classification: 621.395, MAN LOC classification: TK7888.3 | .M343 2013
Contents:
Chapter 1- Digital Systems and Binary Numbers (Page-17), Chapter 2- Boolean Algebra and Logic Gates (Page-57),Chapter 3- Gate-Level Minimization (Page-98),Chapter 4- Combinational Logic (Page-163),Chapter 5- Synchronous Sequential Logic (Page-261),Chapter 6- Registers and Counters (Page-342),Chapter 7- Memory and Programmable Logic (Page-393),Chapter 8- Design at the Register Transfer Level (Page-445),Chapter 9- Laboratory Experiments with Standard ICs and FPGAs (Page-571),Chapter 10- Standard Graphic Symbols (Page-621).
| Item type | Current location | Home library | Shelving location | Call number | Status | Notes | Date due | Barcode | Item holds |
|---|---|---|---|---|---|---|---|---|---|
Book
|
Military College of Signals (MCS) | Military College of Signals (MCS) | Reference | 621.395, MAN (Browse shelf) | Checked out | Almirah Fresh No.43 Shelf No.5 | 07/22/2025 | MCS38678 |
Total holds: 0
Chapter 1- Digital Systems and Binary Numbers (Page-17), Chapter 2- Boolean Algebra and Logic Gates (Page-57),Chapter 3- Gate-Level Minimization (Page-98),Chapter 4- Combinational Logic (Page-163),Chapter 5- Synchronous Sequential Logic (Page-261),Chapter 6- Registers and Counters (Page-342),Chapter 7- Memory and Programmable Logic (Page-393),Chapter 8- Design at the Register Transfer Level (Page-445),Chapter 9- Laboratory Experiments with Standard ICs and FPGAs (Page-571),Chapter 10- Standard Graphic Symbols (Page-621).
Click on an image to view it in the image viewer
There are no comments on this title.