NUST Institutions Library Catalogue catalog › Details for: Verilog Digital System Design Register Transfer Level Synthesis, Testbench, and Verification

Normal view MARC view ISBD view

Verilog Digital System Design Register Transfer Level Synthesis, Testbench, and Verification

By: Zainalabedin Navabi Material type: Text

TextPublisher: India: McGraw Hill Education, 2013Edition: Second EditionISBN: 9780070252219Subject(s): DDC classification: 621.392

Tags from this library: No tags from this library for this title. Log in to add tags.

Item type	Current location	Home library	Shelving location	Call number	Status	Date due	Barcode	Item holds
Book	College of Electrical & Mechanical Engineering (CEME)	College of Electrical & Mechanical Engineering (CEME)	General Stacks	621.392 NAV (Browse shelf)	Available		CEME- 47955

Total holds: 0

Previous					No cover image available			Next
Previous	621.392 NAV Verilog digital system design	621.392 NAV Vhdl analysis and modeling of digital systems	621.392 NAV Verilog Digital System Design: Register Transfer Level Synthesis, Testbench and Verification	621.392 NAV Verilog Digital System Design Register Transfer Level Synthesis, Testbench, and Verification	621.392 NEU'S SYSTEMS ANALYSIS FOR ENGINEERS AND MANAGERS	621.392 PAD Digital signal processing with field programmable gate arrays	621.392 PAD Design through verilog hdl	Next

There are no comments on this title.

to post a comment.