NUST Institutions Library Catalogue catalog › Details for: Accelerating the IP Verification Coverage Closure through Machine Learning Within the UVM Framework/

Normal view MARC view ISBD view

Accelerating the IP Verification Coverage Closure through Machine Learning Within the UVM Framework/ Syed Jawad Hussain Shah,

TextIslamabad; SEECS NUST, 2024Description: 63,p; ill; 30,cmSubject(s): MS-Electrical EngineeringDDC classification: 200 Online resources: Click here to access online

Tags from this library: No tags from this library for this title. Log in to add tags.

Item type	Current location	Home library	Shelving location	Call number	Status	Date due	Barcode	Item holds
Soft Copy	Central Library (CL)	Central Library (CL)	Thesis	200 (Browse shelf)	Available		CL-T-7341

Total holds: 0

Previous	No cover image available	No cover image available	No cover image available	No cover image available	No cover image available	No cover image available	No cover image available	Next
Previous	200 Exploring the Prospects of Career Development and Progression of People with Disabilities (PWDs) /	200 THE DYNAMIC WORLD OF STREET VENDING IN ISLAMABAD, PAKISTAN/	200 Development of a Robust Intrusion Detection System Using Attention Mechanism for Imbalanced Network Traffic in IoT/	200 Accelerating the IP Verification Coverage Closure through Machine Learning Within the UVM Framework/	200 Cosmic Censorship and Self Force Effects Around the Black Holes /	200 Fabrication of Carbon Nanocoils / Metallated Porphyrin Based Nanocomposites for Electrochemical Sensing of Phenolic Compounds/	200 Second-Order Approximate Lie Symmetry Methods to Define Energy Content of Some Spacetimes/	Next

There are no comments on this title.

to post a comment.