NUST Institutions Library Catalogue catalog › Details for: Verilog digital system design: RT level synthesis, testbench and verification

Normal view MARC view ISBD view

Verilog digital system design: RT level synthesis, testbench and verification RT level synthesis, testbench and verification Zainalabedin Navabi.

By: Navabi, ZainalabedinSeries: Publisher: New York : McGraw-Hill, c2006Edition: 2nd edDescription: xvi, 384 p. : ill. ; 24 cm. + 1 CD-ROM (4 3/4 in.)ISBN: 0071445641Subject(s): Verilog (Computer hardware description language) | Electronic digital computers -- Computer-aided designDDC classification: 621.392 Online resources: Publisher description | Table of contents only

Tags from this library: No tags from this library for this title. Log in to add tags.

Item type	Current location	Home library	Collection	Shelving location	Call number	Status	Barcode
Book	Central Library (CL)	Central Library (CL)	NFIC	General Stacks	621.392 NAV (Browse shelf)	Available	SEECS009814
Book	Central Library (CL)	Central Library (CL)	NFIC	General Stacks	621.392 NAV (Browse shelf)	Available	SEECS007225
Book	Central Library (CL)	Central Library (CL)	NFIC	General Stacks	621.392 NAV (Browse shelf)	Available	SEECS007226

Total holds: 0

Previous								Next
Previous	621.392 MEL Higher order logic and hardware verification	621.392 NAV Verilog digital system design: RT level synthesis, testbench and verification	621.392 NAV Verilog digital system design: RT level synthesis, testbench and verification	621.392 NAV Verilog digital system design: RT level synthesis, testbench and verification	621.392 PAL Verilog HDL: a guide to digital design and synthesis	621.392 PAL Verilog HDL: a guide to digital design and synthesis	621.392 PAL Verilog HDL: a guide to digital design and synthesis	Next

There are no comments on this title.

to post a comment.