<?xml version="1.0" encoding="UTF-8"?>
<record
    xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
    xsi:schemaLocation="http://www.loc.gov/MARC21/slim http://www.loc.gov/standards/marcxml/schema/MARC21slim.xsd"
    xmlns="http://www.loc.gov/MARC21/slim">

  <leader>01191    a2200217   4500</leader>
  <controlfield tag="003">Nust</controlfield>
  <controlfield tag="005">20220818133849.0</controlfield>
  <datafield tag="010" ind1=" " ind2=" ">
    <subfield code="a">   95077040</subfield>
  </datafield>
  <datafield tag="020" ind1=" " ind2=" ">
    <subfield code="a">0750694068 (acid-free paper)</subfield>
  </datafield>
  <datafield tag="040" ind1=" " ind2=" ">
    <subfield code="c">Nust</subfield>
  </datafield>
  <datafield tag="082" ind1="0" ind2="0">
    <subfield code="a">621.3822,MAD</subfield>
  </datafield>
  <datafield tag="100" ind1="1" ind2=" ">
    <subfield code="a">Madisetti, V.</subfield>
    <subfield code="9">98039</subfield>
  </datafield>
  <datafield tag="245" ind1="1" ind2="0">
    <subfield code="a">VLSI digital signal processors :</subfield>
    <subfield code="b">an introduction to rapid prototyping and design synthesis /</subfield>
    <subfield code="c">Vijay K. Madisetti.</subfield>
  </datafield>
  <datafield tag="260" ind1=" " ind2=" ">
    <subfield code="a">Boston :</subfield>
    <subfield code="b">IEEE Press :</subfield>
    <subfield code="b">Butterworth-Heinemann,</subfield>
    <subfield code="c">c1995.</subfield>
  </datafield>
  <datafield tag="300" ind1=" " ind2=" ">
    <subfield code="a">xv, 525 p. :</subfield>
    <subfield code="b">ill. ;</subfield>
    <subfield code="c">25 cm.</subfield>
  </datafield>
  <datafield tag="505" ind1=" " ind2=" ">
    <subfield code="a">Digital Signal Processors (Page-1), Classification Of Architectures (Page-23), Data And Instruction Memories (Page-39), VLSI SISC Processors (Page-69), Data Path Logic Design (Page-121), Rapid Prototyping (Page-  195), Digital Signal Multiprocessors (Page-269), DSMP Compilers (Page-315),Formal Methods For Scheduling, Assignment, And Allocation (Page-355), Special Instruction Set Multi-Chip Computers (Page-  409), Video Signal Processors (Page-447).</subfield>
  </datafield>
  <datafield tag="650" ind1=" " ind2="0">
    <subfield code="a">Integrated circuits</subfield>
    <subfield code="x">Very large scale integration</subfield>
    <subfield code="x">Design and construction.</subfield>
    <subfield code="9">55710</subfield>
  </datafield>
  <datafield tag="650" ind1=" " ind2="0">
    <subfield code="a">Rapid prototyping.</subfield>
    <subfield code="9">62297</subfield>
  </datafield>
  <datafield tag="650" ind1=" " ind2="0">
    <subfield code="a">Telecommunication engineering</subfield>
  </datafield>
  <datafield tag="942" ind1=" " ind2=" ">
    <subfield code="c">REF</subfield>
    <subfield code="2">ddc</subfield>
  </datafield>
  <datafield tag="999" ind1=" " ind2=" ">
    <subfield code="c">175754</subfield>
    <subfield code="d">175754</subfield>
  </datafield>
  <datafield tag="952" ind1=" " ind2=" ">
    <subfield code="0">0</subfield>
    <subfield code="1">0</subfield>
    <subfield code="2">ddc</subfield>
    <subfield code="4">0</subfield>
    <subfield code="7">0</subfield>
    <subfield code="a">MCS</subfield>
    <subfield code="b">MCS</subfield>
    <subfield code="c">REF</subfield>
    <subfield code="d">2016-12-12</subfield>
    <subfield code="o">621.3822,MAD</subfield>
    <subfield code="p">MCS27112</subfield>
    <subfield code="r">2016-12-08</subfield>
    <subfield code="w">2016-12-12</subfield>
    <subfield code="y">REF</subfield>
    <subfield code="z">Almirah No.22, Shelf No.5</subfield>
  </datafield>
</record>
