<?xml version="1.0" encoding="UTF-8"?>
<record
    xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
    xsi:schemaLocation="http://www.loc.gov/MARC21/slim http://www.loc.gov/standards/marcxml/schema/MARC21slim.xsd"
    xmlns="http://www.loc.gov/MARC21/slim">

  <leader>01196    a2200193   4500</leader>
  <controlfield tag="003">Nust</controlfield>
  <controlfield tag="005">20221226110428.0</controlfield>
  <datafield tag="010" ind1=" " ind2=" ">
    <subfield code="a">9924750</subfield>
  </datafield>
  <datafield tag="020" ind1=" " ind2=" ">
    <subfield code="a">9812531610</subfield>
  </datafield>
  <datafield tag="040" ind1=" " ind2=" ">
    <subfield code="c">Nust</subfield>
  </datafield>
  <datafield tag="082" ind1=" " ind2=" ">
    <subfield code="a">621.392,CHA</subfield>
  </datafield>
  <datafield tag="100" ind1=" " ind2=" ">
    <subfield code="a">Chang, K.C</subfield>
    <subfield code="9">105882</subfield>
  </datafield>
  <datafield tag="245" ind1=" " ind2=" ">
    <subfield code="a">Digital systems design with VHDL and synthesis :</subfield>
    <subfield code="b">an integrated approach /</subfield>
    <subfield code="c">K.C.Chang</subfield>
  </datafield>
  <datafield tag="260" ind1=" " ind2=" ">
    <subfield code="a">Washington</subfield>
    <subfield code="b">IEEE computer society</subfield>
    <subfield code="c">1999.</subfield>
  </datafield>
  <datafield tag="300" ind1=" " ind2=" ">
    <subfield code="a">499p</subfield>
  </datafield>
  <datafield tag="505" ind1=" " ind2=" ">
    <subfield code="a">Introduction (Page-1), VHDL and digital circuit primitives (Page-4), VHDL simulation and synthesis environment and design process (Page-32), Basic combinational circuits (Page-53), Basic binary arithmetic circuits (Page-91), Basic sequential circuits (Page-143), Registers (Page-187), Clock and reset circuits (Page-222), Dual port ram,fifo and dram modeling (Page-251), A design case study :finite impulse response filter asic design (Page-288), A design case study a microprogram controller design (Page-341),,Error detection and correction (Page-390), Fixed point multiplication (Page-408), Ffixed point division (Page-445), Floating -point arithmetic (Page-467).</subfield>
  </datafield>
  <datafield tag="650" ind1=" " ind2=" ">
    <subfield code="a">Digital systems design with VHDL and synthesis</subfield>
    <subfield code="9">105883</subfield>
  </datafield>
  <datafield tag="942" ind1=" " ind2=" ">
    <subfield code="2">ddc</subfield>
    <subfield code="c">BK</subfield>
  </datafield>
  <datafield tag="999" ind1=" " ind2=" ">
    <subfield code="c">214229</subfield>
    <subfield code="d">214229</subfield>
  </datafield>
  <datafield tag="952" ind1=" " ind2=" ">
    <subfield code="0">0</subfield>
    <subfield code="1">0</subfield>
    <subfield code="2">ddc</subfield>
    <subfield code="4">0</subfield>
    <subfield code="7">0</subfield>
    <subfield code="a">MCS</subfield>
    <subfield code="b">MCS</subfield>
    <subfield code="c">GEN</subfield>
    <subfield code="d">2016-12-12</subfield>
    <subfield code="o">621.392,CHA</subfield>
    <subfield code="p">MCS31818</subfield>
    <subfield code="r">2016-12-08</subfield>
    <subfield code="w">2016-12-12</subfield>
    <subfield code="y">BK</subfield>
    <subfield code="z">Almirah No.40, Shelf No.1</subfield>
  </datafield>
</record>
