<?xml version="1.0" encoding="UTF-8"?>
<mods xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns="http://www.loc.gov/mods/v3" version="3.1" xsi:schemaLocation="http://www.loc.gov/mods/v3 http://www.loc.gov/standards/mods/v3/mods-3-1.xsd">
  <titleInfo>
    <title>Gate Electrical Engineering 2019</title>
  </titleInfo>
  <name type="personal">
    <namePart>PEARSON INDIA</namePart>
    <role>
      <roleTerm authority="marcrelator" type="text">creator</roleTerm>
    </role>
  </name>
  <typeOfResource>text</typeOfResource>
  <originInfo>
    <place>
      <placeTerm type="text">India</placeTerm>
    </place>
    <publisher>Trishna Knowledge Systems</publisher>
    <dateIssued>2018</dateIssued>
    <issuance>monographic</issuance>
  </originInfo>
  <physicalDescription>
    <extent>xxviii: 1069: pages</extent>
  </physicalDescription>
  <tableOfContents>Part-1: General Aptitude (Page-1-1), Part-2: Electrical Mathematics (Page-2-1), Part-3: Electrical Engineering (Page-3-1), </tableOfContents>
  <note type="statement of responsibility">PEARSON INDIA </note>
  <classification authority="ddc">621.3, GAT</classification>
  <identifier type="isbn">978--93-528-6843-8</identifier>
  <recordInfo>
    <recordChangeDate encoding="iso8601">20221006125123.0</recordChangeDate>
  </recordInfo>
</mods>
